G
RTL Design Technical Lead
Not specifiedFull-timeHardware EngineeringEnterprise SoftwareData Infrastructure
Lead RTL design activities for server IPs, subsystems, and SoCs from microarchitecture through production. Collaborate with design and verification teams on high-performance, power-efficient silicon for cloud and consumer products.
Responsibilities
- Lead design activities across IPs, subsystems, and SoCs.
- Plan, execute, track, and report assigned design activities while assuring quality.
- Lead designers directly and through project teams.
- Define block- and SoC-level design documents, including microarchitectural specifications.
- Own IP, subsystem, and SoC strategies for clocks, resets, and debugging.
- Create architecture definitions, write RTL, and run block-level simulations.
- Enforce global design methodologies and drive process enhancements.
- Collaborate with design and verification engineers on active ASIC projects.
Requirements
- Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
- At least 8 years of experience across the RTL design cycle, from IP to SoC and specification to production.
- At least 8 years of technical leadership experience.
- Experience with RTL design, design quality checks, physical-design aspects of RTL coding, and power considerations.
Nice to have
- Experience with synthesis techniques for RTL performance and power optimization.
- Knowledge of low-power design techniques and Design for Test.
- Experience with Python or Perl scripting.
- Knowledge of PCIe, UCIe, DDR, AXI, CHI, fabrics, or ARM processors.
- Knowledge of SoC architecture and assertion-based formal verification.
- Experience with high-performance and low-power design techniques.